Abstract-Heterogeneous systems on a single chip composed of a central processing unit, graphics processing unit (GPU), and field-programmable gate array (FPGA) are expected to emerge in the near future. In this context, the system on chip can be dynamically adapted to employ different architectures for execution of data-intensive applications. Motion estimation (ME) is one such task that can be accelerated using FPGA and GPU for highperformance H.264/Advanced Video Coding encoder implementation. This paper presents an inherent parallel low-complexity rate-distortion (RD) optimized fast ME algorithm well suited for parallel implementations, eliminating various data dependencies caused by a reliance on spatial predictions. In addition, this paper provides details of the GPU and FPGA implementations of the parallel algorithm by using OpenCL and Very High Speed Integrated Circuits (VHSIC) Hardware Descriptive Language (VHDL), respectively, and presents a practical performance comparison between the two implementations. The experimental results show that the proposed scheme achieves significant speedup on GPU and FPGA, and has comparable RD performance with respect to sequential fast ME algorithm.
I. INTRODUCTION

H
.264/ADVANCED Video Coding (AVC) [1] is currently the most commonly used video coding format because of its high coding efficiency compared with its predecessors. Video coding is achieved by exploiting temporal and spatial redundancies in which motion estimation (ME) is one of the main tools employed for eliminating temporal redundancies. It is the most critical and time-consuming tool of the complete encoder and typically requires 60%-80% of the total computational time and about 90% of the energy consumption during the encoding process [2] , [3] . Block-matching ME algorithms divide a frame into macroblocks and look for the best possible match in M. U. Shahid, M. Martina, G. Masera, and E. Magli are with Politecnico di Torino, Turin 10129, Italy (e-mail: muhammad.shahid@polito.it; maurizio.martina@polito.it; guido.masera@polito.it; enrico.magli@polito.it).
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Digital Object Identifier 10.1109/TCSVT.2014.2351111 the reference frame with minimum rate-distortion (RD) cost. Practically, the exhaustive full search is too expensive to implement, so fast ME algorithms such as unsymmetrical multihexagon (UMH) search [2] , simplified UMH (SUMH) search [4] , and Diamond Search [5] , have been proposed to reduce the computation time.
Most fast ME algorithms were proposed in the context of medium resolution video applications, such as VGA and 480 p. However, new high-resolution applications such as 720 p and 1080 p recently stimulated the demand for encoders with significantly enhanced execution performance. The performance improvement can be achieved by either using high-performance serial processors or by parallelizing the ME process and using parallel accelerators such as graphics processing units (GPUs) or implementing reconfigurable accelerators on field-programmable gate arrays (FPGAs).
GPU/FPGA accelerators are commonly available as add-in boards, but in near future, systems on chip (SoCs) are expected to adopt heterogeneous architectures including CPUs, GPUs, and FPGAs on a single platform [6] . This offers an opportunity to use different architectures for scheduling jobs based on the available resources at run time. For example, the FPGA can be used in the case when GPU is already engaged and vice versa. Because ME is a computation intensive part of video encoding, different design tradeoffs can be foreseen for different scenarios. In this context, as an example, a video encoder implemented on such a system could modify adaptively its throughput, and this capability can be enabled by switching among alternative architectures on the basis of frame resolution. Processing units can be used in an efficient and dynamic way to get better results in terms of processing speed, resource, and energy management.
GPUs are fixed-architecture-based parallel processing devices that offer high-memory bandwidth and concurrent programming cores executing programs in single instruction multiple data (SIMD) mode. Availability of high-level programming frameworks such as OpenCL [7] and CUDA [8] have led to enormous interest in developing general purpose data-intensive applications using GPUs. FPGAs are particularly suited for implementing parallel architectures and can nearly achieve application-specific integrated circuit (ASIC) performance with lower fabrication costs. In video coding, GPUs and FPGAs are typically used to implement the most computationally demanding tasks, particularly ME.
Generally, parallel ME implementations overlook the bit rate cost for computing motion vectors (MV) owing to the MV prediction technique. The data dependencies intrinsic to this prediction method restricts macroblock-level parallel implementations owing to the unavailability of spatially adjacent MVs. To implement block-level parallelism, the bit rate cost of the MVs cannot be estimated accurately, which leads to degradation in RD performance.
In this paper, we provide new contributions tackling the problems outlined previously in three different areas, namely algorithm design, GPU implementation, and FPGA implementation. The main contributions of this paper are outlined hereafter for these three areas.
1) An inherently parallel low-complexity fast ME algorithm has been developed. Although the algorithm builds on a previous algorithm [9] , it has been significantly modified to allow efficient parallel implementation, particularly breaking spatial dependencies among macroblocks and in the MV prediction stage. The proposed parallel algorithm exhibits comparable RD performance with respect to well-known serial fast ME algorithms, and is well suited for a GPU/FPGA implementation. 2) A GPU-based implementation of the proposed algorithm by using full RD optimization that supports quarter pixel accuracy is presented. The GPU implementation is developed in OpenCL instead of CUDA, which allows for seamless portability across different platforms and vendors. The GPU implementation is shown to achieve higher order of speedup for high-resolution videos compared with state-of-the-art reported implementations. 3) A search window independent parallel FPGA implementation, compounded with smaller block size predictors for all block types is presented. The proposed architecture occupies fewer hardware resources and achieves higher throughput compared with other reported implementations. Finally, a discussion relating to target application scenarios for heterogeneous systems is presented. To our best knowledge, this is the first paper that performs a practical performance comparison between GPU and FPGA implementations.
The remainder of this paper is organized as follows. Section II provides a brief overview of the related work. A detailed description of the proposed parallel algorithm is provided in Section III. The GPU and FPGA implementations are presented in Section IV, and results are discussed in Section V, which is followed by the concluding remarks in Section VI.
II. RELATED WORK
In the literature, several GPU and FPGA implementations for fast ME exist. An overview of some of them is provided in this section. Cheung et al. [10] present a GPU implementation of SUMH. They introduce tiling to solve the data dependency; the frame is divided into tiles, where each tile is executed independently by one GPU thread, and ME is performed sequentially within each tile. The tile size determines the performance of the implementation. Schwalb et al. [11] have proposed a parallel implementation of Diamond Search by completely ignoring the standard MV prediction generation method. They propose to use predictors generated by forward dominant vector selection [12] and to use split and merge [13] techniques to generate predicted MV (MVp) for all blocks. Rodríguez-Sánchez et al. [14] have proposed a parallel ME algorithm on the basis of full search to mitigate the effects of MVp calculation by reusing the corresponding MV from reference frame to adjust their search area for the current frame. Also, they use the co-located temporal MV of each macroblock as MVp in cost calculation to get a better estimate.
In terms of hardware ME acceleration, few of the reported architectures have implemented full search ME [15] - [18] , whereas the major contribution is for fast ME algorithm implementation [19] - [28] . The works in [15] and [19] - [23] are implemented on FPGA-based platforms, while [16] - [18] and [24] - [28] are ASIC implementations. In [16] , full search is deployed with some speedup techniques, such as pixel bit precision reduction, macroblock subsampling, and adaptive search range adjustment. In [25] - [27] , hierarchical search approach is combined with full search. Typically, two levels [25] , [26] or three levels [27] are employed. The architecture in [24] supports Diamond Search and Cross Search. In [28] , an architecture is presented for adaptive ME by using hierarchical and multipath search techniques. The architectures in [17] and [18] present configurable very largescale integration (VLSI) solutions for ME in H.264/AVC. Most of the reported works show the implementations for a particular block size, whereas the proposed architecture is implemented for all block sizes given in H.264/AVC standard.
III. PROPOSED ALGORITHM
An important part of this paper is the design of an inherently parallel fast ME algorithm with satisfactory RD performance. To fully exploit macroblock-level parallelism, and take advantage of MV correlations to reduce the number of operations, we have designed a parallel and low-complexity hierarchicalrecursive block-matching algorithm on the basis of the fast ME algorithm in [9] that exhibits strong spatial dependencies, as it relies heavily on reusing MVs of spatially collocated blocks. The algorithm in [9] has been significantly modified, eliminating spatial dependencies, to effectively suit parallel implementations with negligible loss in coding efficiency. The proposed algorithm is hierarchical in nature, as it consists of two sequential steps: Coarse Search and Fine Search. The Coarse Search is performed for each macroblock of each frame and generates its corresponding MV called as coarse MV (MVc). Fine Search further refines the already estimated MVc and attains the best predictor, that is, a block of pixels values and its corresponding best MV, for each block size with respect to each reference frame. Fig. 1(a) shows the flow diagram representing the sequence of steps performed for computing MVs on the basis of the proposed algorithm. The algorithm exploits temporal correlations among frames by using MVs from previous frames to find best temporal prediction for the current frame. The data dependency exhibited in the MVp calculation stage is eliminated exploiting the hierarchical nature of the proposed algorithm. 
A. Coarse Search
The Coarse Search obtains an integer pixel MV for each macroblock (16 × 16 block) of the current image by searching the most similar predictor in the previous frame. Sum of absolute difference (SAD) is used as the decision criterion for estimating the best predictor. To find this predictor, we perform two consecutive steps [ Fig. 1(b) ] as follows. 1) We examine six MVs belonging to six temporally adjacent macroblocks (Temporal Search). 2) We add to the best of the temporal predictors, a grid of 12 points called Updates.
1) Temporal Search:
The Temporal Search is based on the idea that motion typically does not change drastically between two consecutive frames. Therefore, to find the best predictor for the current macroblock, we check whether it has the same MV as the temporally collocated surrounding blocks. pointing to the corresponding predictor macroblock in frame N − 1. The six temporal predictors are selected as a tradeoff to keep the algorithm complexity low with negligible impact on RD performance compared with [9] .
2) Updates: After the Temporal Search, a grid of 12 points referred to as Updates is applied to get the best integer predictor. The Updates have fixed relative positions, and there are three different sets of updates that can be used, as shown in Fig. 3 . One set of Updates (small, medium, large) is applied for each macroblock depending on the value of the SAD of the best predictor from the Temporal Search step. The threshold used for assigning each macroblock to a set of updates is predefined and the same as in [9] . After considering all the grid points, the vector with smallest SAD becomes the MVc for current macroblock. The best predictor with respect to the current macroblock is found by exploring the MV field setup by the Updates.
B. Fine Search
The coarse predictors and MVc are improved to find the best prediction for each macroblock during the Fine Search, as shown in Fig. 1(c) . It must be noted that while Coarse Search is performed only on 16×16 pixel-sized blocks, Fine Search is performed for every possible block size and for each reference frame. RD optimization combined with SAD is employed to select the best possible predictor for the encoding block. The cost for each candidate predictor is evaluated as
where J is the cost, λ is the Lagrangian multiplier, and R ·(MV − MVp) is the bit rate required to encode the difference between the candidate MV and the MVp. Fine Search performs Temporal Search (Section III-A1) and Updates (Section III-A2) to find the best integer pixel predictor. Temporal Search in this case is triggered by the MVc computed earlier and tests the temporal predictors surrounding the coarse predictor. Then, MV field generated by the Updates is applied to the output of Temporal Search to compute the best integer predictor for each block size. Zero MV is also tested before applying a quarter-pixel Update grid to the best of the integer pixel MV. The predictor with minimum cost and its corresponding quarter-pixel MV is selected as the final output of the algorithm based on (1).
C. Parallel MVp Modification
In the H.264/AVC standard, MVp are computed using MVs of neighboring macroblocks of the current frame, which restricts fully parallel RD-optimized encoding at block level. The MVp term in (1) manifests this spatial dependency. We mitigate this problem by exploiting the hierarchical nature of our algorithm. We compute MVc by using SAD as decision criterion first, and then perform RD optimization by substituting already available MVc as MVp for the cost function calculation shown in (1) . Using this approach, we remove any data dependency between adjacent blocks of the encoding frame and can implement the proposed algorithm exploiting parallelism at different levels best suited to diverse architectures.
IV. PARALLEL IMPLEMENTATION
In this section, we provide implementation details of the proposed parallel algorithm for both GPU and FPGA platforms.
A. GPU Implementation
In this section, we provide a detailed account of parallel implementation of the proposed algorithm by using OpenCL. OpenCL is a royalty-free cross-platform industry framework that provides APIs for parallel programming of heterogeneous computing platforms. We chose OpenCL over CUDA to avoid hardware lockdown and because of the flexibility to seamlessly port-developed application to diverse platforms, such as multicore CPUs, GPUs, DSPs, mobile devices, and so on. 
1) GPU Architecture:
NVIDIAs recent Fermi architecture [29] enables high-performance parallel computing applications. The exact architecture of each GPU model is different but, generally, a Fermi-based GPU consists of independent processors known as compute cores, where sets of cores are organized to form streaming multiprocessors (SMs). The GPU also contains on-chip global memory accessible to all computing cores, a small private memory space accessible to each core individually, and each SM is equipped with local memory space shared by all the cores resident on that SM.
OpenCL employs a data-parallel execution pattern and models a heterogeneous parallel computing system as a host (CPU) and an OpenCL device (GPU). The GPU is invoked by the CPU through a special program called kernel, which is written using a C-like language. Launching a kernel on GPU leads to execution of several concurrent threads, known as work-items that execute the same kernel code for different parts of the input data. Work items can be grouped together in independent blocks, known as work-groups, which are arranged as a grid spanning a multidimensional index space. A 2-D execution kernel model for GPU is shown in Fig. 4(a) .
The OpenCL API places the programmer in control by granting access to three kinds of GPU memory spaces: global (off-chip), local, and private (on-chip) memory, where each of them is tuned for a specific purpose. An overview of the memory types is provided in Fig. 4(b) . Global memory constitutes a major chunk of the memory but is the slowest one and is accessible to all the multiprocessors on the device. It provides interface for data transfer between CPU and GPU and can be used to communicate data between different work groups. Private memory is a limited per work-item memory location with very fast access. The other on-chip memory, local memory is a limited (around 64 KB) per workgroup chunk of memory and is used to communicate data between work-items of a work-group. Maximum performance on GPU can be achieved maximizing the GPU occupancy and minimizing the access conflicts during coalesced memory transfers.
2) ME Implementation: The OpenCL GPU implementation of fast ME is based on the highly parallel algorithm described in Section III, which lends itself to be parallelized at different levels. We can exploit frame-level parallelism in the case of more than one reference frame. Inside a frame, we can exploit pixel-level as well as block-level parallelism. Using pixel-level parallelism leads to a large number of work-items for high video resolutions and each work-item will be performing small amount of work. On the other hand, exploiting block-level parallelism requires fewer workitems, but each work-item will execute multiple instructions and instruction-level parallelism can be exploited in this case. To gain maximum performance, we have implemented block-level parallelism on GPU employing smaller number of work-items, as suggested in [30] . Our GPU implementation follows the same hierarchical pattern shown by the ME algorithm, that is, we divide our implementation into two modules where one module implements Coarse Search and the other one Fine Search. Coarse Search module is well suited for GPU implementation using block-level parallelism, as calculation of SADs for blocks to determine MVc and coarse predictors can be done independently. Fine Search module employs RD optimization by using (1) as the cost function to calculate MVs for each block type. All the quantities in (1) are hence readily available and already calculated MVc are used as MVp in Fine Search to compute the bit-rate cost in parallel. Using this approach, we remove any data dependency between adjacent blocks of the encoding frame and can implement the complete proposed algorithm on the GPU, fully exploiting block-level concurrency. A general overview of the program flow is as follows.
Initially, the CPU transfers the current frame to be encoded and the reference frame to the GPU. Coarse and Fine Search steps are performed sequentially but each one is implemented to exploit the GPU parallelism. To implement Coarse Search, two different OpenCL computational kernels are employed handling Temporal Search and Updates, respectively. Each thread of the GPU processing core is assigned the computations for one macroblock in the encoding frame to take full advantage of the block-level parallelism possible with the proposed scheme.
In the second step, Fine Search is implemented to refine the MVc. It is composed of three substeps, namely Temporal Search, Integer Updates, and Quarter pixel refinement Updates. As Fine Search is performed for each block type, an OpenCL kernel is implemented to handle each block type and each substep. For example, one kernel does Temporal Search for 16 × 16 sized block, while another kernel is implemented to perform Temporal Search for 16 × 8 sized block and so on. For each kernel, the total number of OpenCL work-items depends on the block size under consideration. For example, for 16 × 8 block size, each GPU thread handles one block, so that the total number of threads are twice the number of total macroblocks in the frame. For all kernels, the OpenCL work-items are organized into work-groups, where each work-group contains 32 work-items. Fig. 5 shows the program flow and the organization of work-items. The workgroup size is hard coded as 32, the number of work-groups are computed analyzing the video resolution and creating enough work-items to cover the complete frame, for example, for VGA resolution we launch 38 work-groups. For smaller block sizes, the total number of work-items and total number of workgroups are scaled accordingly.
This work-group size is used for maximum GPU occupancy and was optimized by profiling the GPU code and using CUDA occupancy calculator [31] . Also, deploying workgroups on GPU enables the usage of local memory (on-chip memory) to reduce the data transfer time from GPU global memory. Each work-group places current block and potential update region for each block in its local memory to save memory accesses to global GPU memory. In the end, MVs for each block type of every macroblock in the frame are transferred back to the CPU. In this way, the data transfer between CPU and GPU is only performed twice for each frame.
Generally, fast ME algorithms exhibit a lot of branching and termination, which cause performance degradation on GPU. The proposed algorithm is window-size independent and always performs the same number of steps to avoid early termination completely. Our implementation keeps branching to a bare minimum by adding dummy values to the border of the frames having no impact on the MV calculations.
B. Hardware Implementation
In this section, we provide a detailed account of parallel implementation of the proposed ME algorithm targeting FPGA and ASIC platforms.
1) FPGA/ASIC Architecture: FPGAs are integrated circuits, consisting of an array of interconnected logic cells that can be configured to realize different digital designs. The configurable logic block (CLB) is the basic array element, which contains customizable logic modules, such as look-up tables and flipflops. Connections among CLBs are configured using programmable switch matrices and wires arranged along rows and columns. FPGAs also include hardwired components, such as multipliers, input/output interfaces, and memory components. In ASICs, the device is custom built for the particular design. CAD tools are available to map a designed architecture onto ASIC or FPGA technologies; this mapping is driven by a specified set of constraints related to both complexity (evaluated in terms of occupied area or amount of used resources) and clock frequency.
2) ME Implementation: As discussed in Section III, we have implemented the two-step algorithm, where each step comprises different search phases, like temporal search, update search, quarter update search, and so on. Therefore, the total number of candidates required to predict one block type are the following ones: 1) for Coarse Search, we need to predict six blocks for temporal prediction and 12 blocks for integer update prediction and 2) for Fine Search, we need to predict six blocks for temporal prediction, 12 blocks for integer update, 1 zero MV, 1 MVp, and eight quarter update blocks. So 46 candidates (blocks) are required for prediction. Because the Fine Search is devoted to refine MVc, it always has to be performed after the Coarse Search. These characteristics are exploited to tailor the architecture around the proposed parallel ME algorithm. Two main choices for the hardware design can be explored: 1) either to implement two separate engines for Coarse and Fine Searches or 2) to reuse a single prediction engine for both Coarse and Fine Searches in sequential order. The latter choice is selected for our implementation, as it is observed that Coarse Search is much faster than Fine Search. The reason is that during Coarse Search, the prediction is performed on macroblocks of fixed-size, whereas in the Fine Search the prediction is calculated for all block sizes. Also the number of candidates during Coarse and Fine Searches is different, indeed 18 candidates are tested during the Coarse Search and 28 candidates during the Fine Search. Thus, implementing separate prediction engines would lead to slow down the Fine Search, resulting in a slow prediction process.
The proposed ME architecture relies on a parallel architecture, where the parallelism degree was selected to get maximum hardware utilization and maximum possible throughput, in terms of frames per second. Considering 1080 p video sequences, the throughput of the architecture is defined as the ratio between the number of macroblocks to be predicted (P) and the time employed to perform the prediction where M is the number of macroblocks in one frame, equal to 8160 in case of 1080 p, F ck is the target clock frequency, and N cs and N fs are number of clock cycles required in the prediction of one macroblock by Coarse and Fine Searches, respectively. Because there are seven block types (ranging from 16 × 16 to 4 × 4) and each block type requires to test 46 candidate blocks, 46×7 = 322 blocks have to be predicted, corresponding to N cs = 72 and N fs = 966, respectively. From (2), with F ck equal to 175 MHz and P equal to 3, the throughput is about 60 frames/s. Therefore, the proposed hardware architecture is liable to predict forty-eight 4 × 4 blocks in parallel, that is, three macroblocks. Given a c × r block, in the following we will refer to the nth c × r block of a macroblock as c × r (n). For example, 16 × 8(2) means the second half of block type 16 × 8 in a macroblock. The top-level architecture is shown in Fig. 6 , where the major unit is the Predictor, which calculates the cost to find the best match. The control unit (CU) starts the prediction, generates addresses, and provides control signals to the data path and to the memories. Two memories are used to store the current and the reference frames (shown in Fig. 6 as Current Frame Memory and Reference Frame Memory). Similarly, there is a memory to store the final MVs (MV Memory in Fig. 6 ). These are the final MVs of the prediction for one complete frame. A simple intermediate buffer is deployed between the reference frame memory and the predictor to ensure that the required blocks could be accessed in parallel. Two buffers are deployed to store the MVc, shown in Fig. 6 as Old Buffer and New Buffer. a) Control unit: This unit performs two major tasks: 1) generation of control signals to various blocks in the data path and the memories and 2) address generation and the verification if the block to be used as reference lies within the search window range or not. The CU adds to the address proper offsets, depending upon whether temporal prediction or update prediction is performed.
b) Frame memories: Reference and Current memories are designed for 1080 p frames. Fig. 7 shows the memory To assure the availability of the data, an intermediate buffer, composed of fortyeight 4 × 4 memory banks, is placed between the reference frame memory and the predictor. Whenever the data has to be read from the frame memories, it is checked in the intermediate buffer. Fort-eight 4 × 4 blocks are read from the frame memory and written to the intermediate buffer at the same time. The CU passes the block addresses to the frame memory and also to the intermediate buffer, and, if the data are available in the buffer, the memory is bypassed. During Coarse Search, the prediction is performed at macroblock level. Therefore, during Coarse Search all the read macroblocks are stored in the buffer, which ensures that the required blocks would be available for Fine Search. e) Predictor: The predictor is the main unit of the top-level architecture as it is responsible to calculate SADs and costs, which are later used for making decisions on all blocks. This unit takes the reference blocks and the current blocks from the memories, along with the control signals and performs the prediction. Fig. 9 shows the top-level architecture of the predictor. The predictor is designed to predict two macroblocks in a ping-pong order, that is, during the prediction of one current block, the required candidates for the other current block are read from the reference, and vice versa. The predictor contains two memory banks, shown as MEM_BANK1 and MEM_BANK2, which hold forty-eight 4 × 4 blocks of the candidate blocks, also referred to as the reference data. Either of the memory banks is in read mode during any four clock cycles, whereas the other one is in write mode.
Two current macroblock banks, shown as CMB_BANK1 and CMB_BANK2, hold the two current macroblocks to be predicted in the ping-pong order. The memory permutation block (MEM_PERM) alternatively selects the data to be used for prediction from one of the memory banks, containing reference blocks. A current macroblock permutation block, shown as CMB_PERM, alternatively selects the data from one of the current macroblock banks. The current macroblock dispatcher block, shown as CMB_DISP, gets in the sixteen 1 × 4 blocks from current macroblock banks through CMB_PERM unit and outputs forty-eight 1 × 4 blocks toward the processing unit (PU) which contains 48 processing elements (PEs), shown in the right bottom part of Fig. 9 . For prediction of different block types, the PEs need to get data from different current macroblocks and reference buffers. For example, in case of 16 × 16 prediction, the first PE requires the data from the 4 × 4(1) block of the current macroblock, whereas in case of the second half of 16 × 8, referred to as 16 × 8(2), it would require 4 × 4(9) of the current macroblock. So the dispatcher provides the correct current macroblock portion to each PE for all types of block predictions. The major unit for prediction to compute SADs is the PU. As discussed before, the hardware architecture supports to predict forty-eight 4 × 4 blocks in parallel. The prediction is carried out through the PU (48 PEs). The PU is able to process three macroblocks in parallel. Each PE processes one 1 × 4 block in one clock cycle. So the PU takes four clock cycles to compute the SAD of one 4 × 4 block that is then passed to the SAD adder tree (SAD_ADDER_TREE), shown in Fig. 8 .
The SAD adder tree simply adds the results produced by the PU in different parallel orders to get SADs of all other larger block types. Thus, the number of SADs produced by the SAD adder tree is 3 · (16 × 16)/(r × c) except for block size 8 × 4 and 4 × 8, where the number of SADs is 12 (r and c are the number of rows and columns in a block). The SAD adder tree is reused for different block types, such as first and second half of 16×8 and 8×16, referred to as 16×8(1, 2), 8×16 (1, 2) . It is worth noting that block type 16×8 (1) can be computed adding the terms corresponding to the 4 × 4 (1-4) blocks, whereas case 8 × 16 (1) requires 4 × 4 (1, 3, 5, 7) blocks. Therefore, some multiplexers are placed between the adder tree and the input registers, where the multiplexers alternatively select the inputs for 16 × 8 (1) or 8 × 16 (1). All the 93 SADs, generated by the SAD_ADDER_TREE, are further added to their corresponding costs. The MV_COST units are used to generate these costs. The compare unit gets all the 93 SADs (or MV costs) and also the corresponding MVs and it finds the block with minimum cost. This unit simply compares all the incoming costs and then stores the minimum cost and the corresponding MV. Finally, the compare unit outputs the MV of the block with minimum SAD. The MV is then passed to the CU and MV memories. Finally, the MV is stored in the MV memories, in case of final steps of coarse or Fine Search. On the other hand, MV is stored in the Old or New buffer if it is used for further address generations, in case of intermediate steps of coarse or Fine Search.
V. RESULTS AND DISCUSSION
A. RD Performance Evaluation
The proposed algorithm has been developed and tested in a commercial-grade software model compliant with JM 17.2 implementation of the H.264/AVC encoder. For performance evaluation, multiple resolution sequences, such as, CIF, VGA, 576 p, 720 p, and 1080 p, are encoded using a group of pictures (GOP) pattern composed of one I frame followed by 11 P frames and the quantization parameter (QP) is varied among 25, 28, 31, 33, and 35. The search range is set to 32, and the number of reference frames is set to 1. Video sequences with different characteristics, like high motion, low motion, camera zooming, camera panning, and so on, are used to test the algorithm for different scenarios. Bjontegaard Delta PSNR, denoted as PSNR with measure unit (dB) and Bjontegaard Delta bit rate, denoted as BR with measure unit (%) is employed to quantify the variations in PSNR and bit rate observed for RD performance evaluations [32] .
We performed a preliminary experiment using (UMH) search algorithm [2] implemented in JM 17.2 software model to report the gain in performance when using RD optimized ME. As discussed in Section I, most parallel ME implementations just use SAD as the deciding metric instead of RD cost for choosing the best MV. It was found that enabling RD optimization greatly improved the coding efficiency with average PSNR improvement of 0.5 dB and significant bit rate reduction of approximately 10% on average. Table I reports the performance evaluation of the proposed algorithm with standard MVp method and the results are compared with other existing fast search algorithms. These results are provided to establish the viability of the proposed algorithm for fast ME. We have used Full Search as the reference algorithm, that is, the performance is measured by comparing Full Search implementation with: 1) our proposed fast search algorithm; 2) (UMH) Search [2] ; and 3) SUMH search [4] . UMH and SUMH search algorithms are chosen for comparison because they are popular fast search algorithms implemented in H.264/AVC test models and several adaptive hardware as well as GPU implementations of these algorithms are reported in literature. Table I shows that the proposed algorithm performs remarkably better than UMH search algorithm, whereas its RD performance is comparable with SUMH search. The proposed scheme yields average PSNR degradation of 0.03 dB and bit rate increase of 1.08%, whereas UMH search produces an average degradation of 0.16 dB and bit rate increase of 4.89%, and SUMH search provides an average degradation of 0.05 dB and bit rate increase of 1.54%. The proposed algorithm uses previously calculated MVs to estimate motion, so it is understandable that coding efficiency decreases for sequences with extremely fast or extremely complex motion. It is observed that for sequences containing low and medium level of motion complexity, our algorithm performance is comparable with Full Search. For very complex sequences, we observe a performance degradation compared with Full Search but still the maximum degradation is just 0.13 dB.
1) Serial MVp Performance:
2) Parallel MVp Performance: Table II presents RD performance evaluation for two custom parallel MVp generation methods, namely the proposed one (Section III-C) and the one in [14] that employs MVs of the collocated macroblocks in previously encoded frame as MVp to parallelize the ME process. The two methods have been implemented to compute predicted MVs in the proposed fast parallel ME algorithm to assess the effectiveness of the proposed MVp generation method. For RD performance evaluation, the proposed ME algorithm with standard MVp generation method is used as the reference and the performance is quantified by PSNR and BR. It can be seen that using our proposed MVp generation method, the average degradation incurred is just 0.1 dB with average increase of just 2.7% in bit rate. The reported loss is due to the usage of MVc as MVp instead of using the standard method for computing MVp. In the framework of the proposed fast algorithm, it is shown that our proposed MVp method consistently outperforms the method proposed in [14] with a performance loss that is essentially halved. The proposed parallel algorithm is then implemented on both GPU and FPGA, where the RD performance remains the same regardless of the implementation.
In [11] , a GPU implementation of Diamond Search algorithm with comparable RD performance with UMH search algorithm is proposed. Moreover, Cheung et al. [10] reports a maximum PSNR loss of 0.4 dB for their parallel ME implementation using SUMH search algorithm. Our proposed lowcomplexity parallel ME algorithm outperforms UMH search, and PSNR loss of 0.25 dB is observed in the worst case.
B. Execution Performance Evaluation
The execution time performance evaluation experiments are carried out on typical GPU and FPGA commercial products. For GPU experiments, the following three different GPUs were used.
1) NVIDIA Quadro 6000 @ 1 GHz, composed of 14 streaming processors and 448 cores with 6 GB memory. 2) NVIDIA Tesla C2075 @ 1.15 GHz, composed of 14 streaming processors and 448 CUDA cores with 6 GB memory. 3) NVIDIA Geforce GTX 260 @ 1.24 GHz, composed of 27 streaming processors and 216 cores with 900 MB memory.
The CPU used was Core 2 Quad E5607 clocked at 2.27 GHz frequency. The GPU code was developed using OpenCL 1.1 API provided by NVIDIA. The hardware architecture has been described in VHSIC Hardware Description Language where VHSIC stands for Very High Speed Integrated Circuits, targeting up to 1080 p video sequences. Then, it has been implemented with the Xilinx integrated software environment (ISE 13.2) on a Virtex-6 Pro xc6vx75t Xilinx FPGA. Because several architectures for ME available in the literature target ASIC implementation, the proposed design has been synthesized with Synopsys Design Compiler by using a 90 nm standard cell library as well.
1) GPU Execution Time Performance:
To measure the performance of the proposed GPU implementation in terms of execution speedup, we use two metrics, namely, Time Reduction (TR) and Speedup Factor (SF), given in
where T CPU and T GPU are the time taken for executing the proposed parallel ME algorithm by single-core CPU and multicore GPU, respectively, and T GPU is the total time taken by the GPU that also includes the time taken for data transfer between CPU and GPU. Table III reports the average ME time reduction achieved for video sequences with different resolutions. It can be observed that for every resolution, the average ME time reduction attained is almost the same. On Quadro 6000 and Tesla C2075, the performance gains are almost the same, as both GPUs are based on Fermi architecture and have the same number of cores, but slightly different clock frequencies. The time reduction for ME on GeForce GTX 260 is lower than what is achieved with the two other platforms, as it is based on the older Tesla architecture and has fewer cores. It can be seen that our GPU implementation can scale successfully to handle different video resolutions and different GPU architectures efficiently. The results show that an average 88.95% time reduction is achieved using older GeForce GTX 260 GPU card, while on Fermi architecture-based GPU cards (Quadro 6000, Tesla C2075) we can attain time reduction of 95.3% on average for ME.
The performance of the ME algorithm in terms of speedup factor is shown in Fig. 10 . The bar chart represents average speedup factors attainable for various resolutions on diverse GPU platforms. The chart shows that the performance increases with the increase in number of cores for GPUs and reaffirms the trend witnessed in Table III . It is worthnoting that for higher resolutions our implementation provides a gain of 22 times over highly optimized CPU implementation for Fermi based GPUs. Although the provided results only affect one segment of the complete encoder implementation namely, ME, it is of interest to calculate the overall encoder speedup that can be achieved. In our profiling experiments, ME takes up around 70% of the total execution time. Theoretically an overall speedup factor of 3.33 can be achieved for this case. Our Fermi-based GPU implementations achieve a speedup factor of 21 on average for the ME segment, hence an average overall speedup factor of 3.01 is achieved for the complete encoder.
Although it is difficult to draw an execution time comparison with other reported fast ME GPU implementations due to different hardware architectures and programming frameworks used, we try and present a comparison with the most similar GPU implementations. Rodríguez-Sánchez et al. [14] employed NVIDIA GTX 480 with 448 CUDA cores and peak performance of 1350 GFLOPS to implement their solution. This GPU is comparable with Tesla C2075 with 448 CUDA cores and peak performance of 1030 GFLOPS, one of the GPUs we use to implement our proposed algorithm. They report on average a speedup factor of 5 for 720 and 1080 p frame resolutions, when comparing their parallel GPU implementation with fast ME CPU implementations of UMH search and SUMH search. Our implementation provides a speedup of about 22 for both 720 and 1080 p on average.
NVIDIA GTS 8800 with 96 streaming cores and peak performance of 345 GFLOPS is used in [10] to report a speedup of factor of 3.5 at best and 2.8 on average for 720 p resolution sequences. We have also implemented our solution on older architecture-based NVIDIA GTX 260 composed of 216 CUDA cores and having theoretical peak performance of 714 GFLOPS. We attain a speedup factor of 10.3 at best and 9.9 on average for 720 p sequences. Although our GPU is 2.25 times more powerful, accordingly scaling the speedup factors indicate that our implementation achieves an average speedup factor that is more than twice with respect to [10] .
2) Hardware Results: Similarly, results of the proposed architecture are compared with other FPGA-based architectures proposed in [15] and [19] - [23] . In Table IV , it is shown that the proposed implementation achieves smaller area than the other state-of-the-art reported implementations. The architecture is able to support up to 1080 p resolution video sequences with frame rate of 60 frames/s. This figure scales up to 5300 frames/s if QCIF format is used. These rates are higher than results reported by most of compared architectures. Moreover, many implementations supports the ME for a single or few block sizes, whereas our implementation supports all block sizes ranging from 16 × 16 to 4 × 4. Stepping down our implementation to 16 × 16 block size only, reduces the required clock cycles from 346 to 70 clock cycles, which leads to around 1000 frames/s for 1080 p video sequences. Table V presents the comparison of the proposed ASIC architecture with other state-of-the-art ASIC implementations [16] , [17] , [24] - [28] . The proposed architecture is able to target high-resolution videos, because it is able to operate on many small blocks of 4 × 4 pixels in parallel, leading to full hardware resources utilization. On the contrary, many of the reported architectures support only 16 × 16 block prediction, which leads to waste of resources when small block sizes are used. The hierarchical search strategy is used in all the reported and in the proposed implementations, where all architectures support variable-size blocks. The proposed architecture is independent of the search range, which leads to a reduced complexity in terms of hardware and control logic. It is shown that the proposed implementation occupies less area in terms of gate count among most of reported implementations and offers higher frame rate.
In Fig. 11 , a comparison between the proposed GPU and FPGA implementations is shown in terms of throughput (frames/s). The y-axis is displayed in log scale to improve readability. The straight line represents 25 frames/s throughput. Two different scenarios for FPGA implementation, with single 4 × 4 predictor and forty-eight 4 × 4 predictors are shown. It is observed that FPGA outperforms the GPU comprehensively in terms of throughput, but at the design level the cost incurred for developing FPGA is far more than GPU. Fig. 11 also shows that for attaining 25 frames/s videos, for resolutions lower than 720 p, GPU can handle real-time video encoding, whereas for higher resolutions like 720 and 1080 p, the 48 predictors FPGA architecture must be employed. In the context of future heterogeneous SoC, efficient use of resources can be foreseen by efficiently adapting the system based on available resources and constraints. 
VI. CONCLUSION
In this paper we have presented a parallel ME algorithm that aims at minimizing the effect of data dependencies due to MVp, on both the performance and the throughput of a parallel video encoder implementation. The algorithm has been implemented on GPU, on FPGA, and on ASIC, and performance has been investigated on these different platforms. It is observed that for high-resolution video sequences, FPGA/ASIC provides higher frame rate compared with the GPU. As the future computing market seems more inclined toward low-power devices, FPGA could be a more suitable choice compared with GPU for ME process. On the other hand, GPU implementation shows a significant time reduction of about 95% with respect to the CPU. Correspondingly, GPU can work better in high-power devices, such as desktop computers.
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